selected publications conference paper Architecture efficiency of application-specific processors: A 170Mbit/s 0.644mm<sup>2</sup> multi-standard turbo decoder. . 1-7. 2012 Area and throughput optimized ASIP for multi-standard turbo decoding. . 79-84. 2011